

**FIG. 1**

The diagram illustrates a memory control unit 1000, which is connected to a host computer 2. The host computer 2 sends a control signal 22 to the unit. Inside the unit, a system interface section 13 manages the system bus 3 and external bus 32. A write buffer 7 receives data from the system bus via a write signal 133 and a local bus 6. The write buffer 7 is connected to a micro-processor 8, which also receives an interrupt signal 131. The micro-processor 8 sends a read signal 132 to the system interface section 13. The system interface section 13 is connected to an internal data bus 11, which in turn connects to an error correcting means 12 and a data changing means 11. The error correcting means 12 is connected to an ECC bus 113. The data changing means 11 is connected to a first memory bus 111 and a second memory bus 112. The first memory bus 111 connects to a first memory 4, and the second memory bus 112 connects to a second memory 5. The first memory 4 and second memory 5 are connected to a first memory address bus and a second memory address bus, respectively. A timing signal 135 is provided to the internal data bus 11. A transfer finishing signal 134 is sent from the first memory 4 to the micro-processor 8. A local bus 6 is also connected to the micro-processor 8. The entire unit is labeled 1000.




FIG. 2





FIG. 3



## FIG. 4

(SELECTING CIRCUIT (116))

DATA SELECTION SETTING REGISTER 115	INTERNAL DATA BUS 114
0	FIRST MEMORY BUS 111
1	SECOND MEMORY BUS 112

## FIG. 5

(SELECTING CIRCUIT (117))

DATA SELECTION SETTING REGISTER 115	EEC BUS 113
0	FIRST MEMORY BUS 112
1	SECOND MEMORY BUS 111

FIG. 6




FIG. 7




FIG. 8




FIG. 9






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17






FIG. 18




FIG. 19




FIG. 20

